

LINEAR SYSTEMS

Over 30 Years of Quality Through Innovation

LSJ689

LOW NOISE LOW CAPACITANCE
MONOLITHIC DUAL
P-CHANNEL JFET AMPLIFIER

FEATURES

ULTRA LOW NOISE	$e_n = 2.0\text{nV}/\sqrt{\text{Hz}}$
LOW INPUT CAPACITANCE	$C_{iss} = 8\text{pF}$

Features

- Reduced Noise due to process improvement
- Monolithic Design
- High slew rate
- Low offset/drift voltage
- Low gate leakage I_{gss} & I_g
- High CMRR 102 dB

Benefits

- Tight differential voltage match vs. current
- Improved op amp speed settling time accuracy
- Minimum Input Error trimming error voltage
- Lower intermodulation distortion

Applications

- Wide band differential Amps
- High speed temperature compensated single ended input amplifier amps
- High speed comparators
- Impedance Converters

Description

The LSJ689 high performance, P-Channel, monolithic dual JFET features extremely low noise, tight offset voltage and low drift over temperature. It is targeted for use in a wide range of precision instrumentation applications. The SOT-23, TO-71 and SO-8 packages provide ease of manufacturing and the symmetrical pinouts prevent improper orientation. The SOT-23 and SO-8 packages are available in tape and reel, compatible with automatic assembly methods. (See packaging data)

ABSOLUTE MAXIMUM RATINGS¹

@ 25 °C (unless otherwise stated)

Maximum Temperatures

Storage Temperature	-55 to +150°C
Junction Operating Temperature	-55 to +150°C

Maximum Power Dissipation, TA = 25°C


Continuous Power Dissipation, per side ⁴	300mW
Power Dissipation, total ⁵	500mW

Maximum Currents

Gate Forward Current	$I_{G(F)} = -10\text{mA}$
----------------------	---------------------------

Maximum Voltages

Gate to Source	$V_{GS} = 50\text{V}$
Gate to Drain	$V_{GD} = 50\text{V}$



MATCHING CHARACTERISTICS @ 25°C (unless otherwise stated)

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
$ V_{GS1} - V_{GS2} $	Differential Gate to Source Voltage			20	mV	$V_{DS} = -15V, I_G = -1mA$
$\frac{I_{DSS1}}{I_{DSS2}}$	Saturation Drain Current Ratio	0.90		1.0		$V_{DS} = -15V, V_{GS} = 0V$
CMRR	COMMON MODE REJECTION RATIO $-20 \log \Delta V_{GS1-2}/\Delta V_{DS} $	95	102		db	$V_{DS} = -10V \text{ to } -20V, I_D = -200\mu A$

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
e_n	Noise Voltage		1.9		nV/√Hz	$V_{DS} = -15V, I_D = -2.0mA, f = 1kHz, NBW = 1Hz$
e_n	Noise Voltage		2.2		nV/√Hz	$V_{DS} = -15V, I_D = -2.0mA, f = 100Hz, NBW = 1Hz$
C_{ISS}	Common Source Input Capacitance		8		pF	$V_{DS} = -15V, I_D = -200\mu A, f = 1MHz$
C_{RSS}	Common Source Reverse Transfer Capacitance		3		pF	


ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise stated)

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
BV_{GSS}	Gate to Source Breakdown Voltage	50			V	$V_{DS} = 0V, I_G = 1\mu A$
$V_{(BR)G1 - G2}$	Gate to Gate Breakdown Voltage	± 30	± 45		V	$I_G = \pm 1\mu A, I_D = I_S = 0A \text{ (Open Circuit)}$
$V_{GS(OFF)}$	Gate to Source Pinch-off Voltage	1.50		5.0	V	$V_{DS} = -15V, I_D = -1nA$
I_{DSS}^2	Drain to Source Saturation Current	-2.5		-30	mA	$V_{DS} = -15V, V_{GS} = 0V$
I_G	Gate Operating Current		2		pA	$V_{DG} = -15V, I_D = -200\mu A$
I_{GSS}	Gate to Source Leakage Current		0.9	100	pA	$V_{GS} = 15V, V_{DS} = 0V$
G_{fs}	Full Conductance Transconductance	1500			μS	$V_{DS} = -15V, V_{GS} = 0V, f = 1kHz$
G_{fs}	Transconductance		1500		μS	$V_{DS} = -15V, I_D = -200\mu A, f = 1kHz$
G_{os}	Full Output Conductance		38		μS	$V_{DS} = -15V, V_{GS} = 0V, f = 1kHz$
G_{os}	Output Conductance		3		μS	$V_{DS} = -15V, I_D = -200\mu A, f = 1kHz$
NF	Noise Figure		0.5		db	$V_{DS} = -15V, V_{GS} = 0V, R_G = 10m\Omega$

TYPICAL SPICE PARAMETERS FOR LSJ689 IN LT SPICE FORMAT:

LSJ689_4 IDSS = 14.0mA RDS=112
.MODEL LSJ689_4 PJF (LEVEL=1 BETA=28E-4 VTO=-2.75 LAMBDA=2E-3
+ IS=4.5E-16 N= 1 RD=73 RS=35 CGD=6E-12 CGS=11E-12 PB=0.25 MJ=0.3 FC=0.5
+ KF=2E-18 AF=1 XTI=0)

PACKAGE DIMENSIONS







NOTES







- Absolute maximum ratings are limiting values above which serviceability may be impaired.
- Pulse width $\leq 2_{ms}$.
- All MIN/TYP/MAX Limits are absolute values. Negative signs indicate electrical polarity only.
- Derate 2.4 mW/ $^{\circ}C$ above 25°C.
- Derate 4 mW/ $^{\circ}C$ above 25°C.

Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (CONT'D)



TYPICAL CHARACTERISTICS (CONT'D)



Linear Integrated Systems develops and produces the highest performance semiconductors of their kind in the industry. Linear Systems, founded in 1987, uses patented and proprietary processes and designs to create its high performance discrete semiconductors. Expertise brought to the company is based on processes and products developed at Amelco, Union Carbide, Intersil and Micro Power Systems by company founder John H. Hall.